Generally, Every time a bus bridge sees a transaction on one bus that should be forwarded to the opposite, the original transaction have to wait right until the forwarded transaction completes right before a result's All set. 1 notable exception takes place in the case of memory writes. Listed here, https://nathanlabsadvisory.com/iso-iec-19770-1-2017-it-asset-management/